


SOT-523 Digital Transistor (Built-in Resistors) PNP Silicon Surface Mount Transistor

Absolute Maximum Ratings (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Value	Units	
V _{CBO}	Collector-base Voltage	-50	V	
V _{CEO}	Collector-emitter Voltage	-50	V	
V _{EBO}	Emitter-base Voltage	-5	V	
Ic	Collector Current	-100	mA	
\mathbf{P}_{D}	Power Dissipation	150	mW	
TJ	Junction to Ambient	150	°C	
T _{STG}	Storage Temperature Range	-55 to +150	°C	

These ratings are limiting values above which the serviceability of the device may be impaired.

Green Product




SOT-523 (SC-75A)

FEATURES:

- § Built-in resistors enable the configuration of a inverter circuit without connecting external input resistors.
- § The bias resistors consist of thin-film resistors with complete isolation to allow positive biasing of the input. They also have the advantage of almost completely eliminating parasitic effects.
- § Only the on/off conditions need to be set for operation, making device design easy.
- § RoHS Compliant
- § Green EMC
- § Matte Tin(Sn) Lead Finish
- § Weight: approx. 0.002g

ELECTRICAL SYMBOL:



DEVICE MARKING CODE:

Device Type	Device Marking
DTA143TE	93






Electrical Characteristics (T_A = 25°C unless otherwise noted)

Parameter	Symbol Test Conditi	Toot Condition	Limits			l loo!4
Farameter		rest Condition	Min	Тур	Max	Unit
Collector-base breakdown Voltage	ВУсво	$I_C = -50uA, I_E = 0$	-50			V
Collector-emitter breakdown Voltage	BV _{CEO}	$I_C = -1 \text{mA}, I_B = 0$	-50			V
Emitter-base breakdown Voltage	BV _{EBO}	$I_E = -50uA, I_C = 0$	-5			V
Collector cut-off Current	Ісво	$V_{CB} = -50V, I_{E} = 0$			-0.5	uA
Emitter cut-off Current	I _{EBO}	$V_{EB} = -4V, I_C = 0$			-0.5	uA
Collector-emitter saturation voltage	V _{CE(sat)}	$I_C = -5mA$, $I_B = 0.25mA$			-0.3	V
DC current gain	h _{FE}	$V_{CE} = -5V$, $I_{C} = -1mA$	100	250	600	
Input Resistance	R ₁		3.29	4.7	6.11	ΚΩ
Transition Frequency	f _T	V _{CE} = -10V, I _E = -5mA		250		MHz
, 3	- 1	f=100MHz				2

SOT-523 Package Outline



ering Pattern:			
-	1.00	_	
			0.40
•			0.60
124			
		0.60	
	0.50		

DIM	MILLIMETERS		INCHES		
	MIN	MAX	MIN	MAX	
Α	0.70	0.90	0.028	0.035	
A1	0.00	0.10	0.000	0.004	
A2	0.70	0.80	0.028	0.031	
b1	0.15	0.25	0.006	0.010	
b2	0.25	0.35	0.010	0.014	
С	0.10	0.20	0.004	0.008	
D	1.50	1.70	0.059	0.067	
Е	0.70	0.90	0.028	0.035	
E1	1.45	1.75	0.057	0.069	
е	0.50 TYP.		0.020 TYP.		
e1	0.90	1.10	0.035	0.043	
L	0.40 REF.		0.016 REF.		
L1	0.10	0.30	0.004	0.012	
θ	O °	8°	0 °	8°	

NOTES:

- 1. Above package outline conforms to JEITA EAIJ ED-7500A SC-75A.
- 2. Dimensions are exclusive of Burrs, Mold Flash & Tie Bar extrusions.

DB Number: DB-262 April 2018, Revision B





NOTICE

The information presented in this document is for reference only. Tak Cheong reserves the right to make changes without notice for the specification of the products displayed herein.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of with would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), Tak Cheong Semiconductor Co., Ltd., or anyone on its behalf, assumes no responsibility or liability for any damagers resulting from such improper use of sale.

This publication supersedes & replaces all information reviously supplied. For additional information, please visit our website http://www.takcheong.com, or consult your nearest Tak Cheong's sales office for further assistance.

Number: DB-100 April 14, 2008 / A